



STIC Search Report

EIC 2800

STIC Database Tracking Number: 118665

TO: Monica Lewis
Location:
Art Unit : 2822
Friday, April 16, 2004
Case Serial Number: 10/015757

From: Bode Fagbohunka
Location: EIC 2800
Jeff 4A58
Phone: 571-272-2541
bode.fagbohunka@uspto.gov

Search Notes

Examiner **Monica Lewis**

Please find attached the results of your search for **10/015757**. The search was conducted using the standard collection of databases on dialog for EIC 2800. The tagged references appear to be the closest references located during our search.

If you would like a re-focus please let me know or if you have any questions regarding the search results please do not hesitate to contact me.

Bode Fagbohunka

Serial No.: 10/015,757
Atty. Docket No.: P67358US0

IN THE CLAIMS:

Please cancel/amend/retain the claims as follows:

1. (Currently Amended) A semiconductor device comprising:

a plurality of metal wire patterns which include a fine line pattern having a sub-micron width of less than 1 μm and pad patterns, said plurality of metal wire patterns being formed at by patterning a same pattern layer and being electrically connected to each other, an area of the fine line pattern being formed to be more than 1% of a total area of said plurality of metal wire patterns for preventing corrosion of the fine line pattern from a chemical-mechanical polishing process.

2. (Canceled)

3. (Previously Presented) The semiconductor device as recited in claim 1, wherein the pad patterns include connection pad patterns which electrically connect the pad patterns to the fine line pattern, said connection pad patterns being included in said total area.

4. (Previously Presented) The semiconductor device as recited in claim 1, wherein the plurality of metal wire patterns are made of aluminum or copper.

Serial No.: 10/015,757
Atty. Docket No.: P67358US0

5. (Currently Amended) A semiconductor device for preventing corrosion of metal wires from a chemical mechanical polishing process, comprising:

a plurality of metal wire patterns which include main fine line patterns having a sub-micron width of less than 1 μ m, main pad patterns, and dummy fine line patterns having a sub-micron width, said plurality of metal wire patterns being formed at by patterning a same pattern and layer, an area of the dummy fine line patterns, which are connected to the pad patterns, being formed to be less than 1% of a total area of said plurality of metal wire patterns and also being less than a value obtained by dividing an area of the main fine line patterns by said total area.

6. (Original) The semiconductor device as recited in claim 5, wherein the dummy fine line patterns are formed parallel with the main fine line patterns at a distance of a width of the main fine line pattern.

7. (Previously Presented) The semiconductor device as recited in claim 5, wherein the plurality of metal wire patterns are made of aluminum or copper wire.

8. (Previously Presented) The semiconductor device as recited in claim 5, wherein the dummy fine line patterns do not form or contribute to any electric circuit.

9. (Canceled)

Serial No.: 10/015,757
Atty. Docket No.: P67358US0

10. (Previously Presented) The semiconductor device as recited in claim 5, wherein the plurality of metal wire patterns further include dummy pad pool patterns, to which the dummy fine line patterns are connected, said dummy pad pool patterns and said dummy fine line patterns being electrically disconnected from the main fine line patterns and the main pad patterns.

11. (Canceled).

12. (Previously Presented) The semiconductor device as recited in claim 5, wherein the plurality of metal wire patterns further include connection pad patterns which electrically connect the main pad patterns to the fine line patterns, said connection pad patterns being included in said total area.

13. (Previously Presented) The semiconductor device as recited in claim 12, wherein the total area is represented by $A_p + A_c + A + d$, where, 'd' represents the area of the dummy fine line patterns, 'A_p' represents an area of the main pad patterns, 'A_c' represents an area of the connection pad patterns and 'A' represents the area of the main fine line patterns.

14. (Canceled).

Serial No.: 10/015,757
Atty. Docket No.: P67358US0

15. (New) A semiconductor device for preventing corrosion of aluminum or copper wires from a chemical mechanical polishing process, comprising:

a plurality of metal wire patterns which include main fine line patterns having a width of less than 1 μm , main pad patterns, connection pad patterns which electrically connect the main pad patterns to the fine line patterns, and dummy fine line patterns having a sub-micron width, said plurality of metal wire patterns being formed by patterning a same layer, an area of the dummy fine line patterns, which are connected to the pad patterns, being formed to be less than 1% of a total area of said plurality of metal wire patterns according to a formula,

$$(d/(A_p+A_c+A+d) \times 100) < 1\%$$

and also being less than a value obtained by dividing an area of the main fine line patterns by said total area, which is represented by A_p+A_c+A+d , according to a formula,

$$(d/(A_p+A_c+A+d) < A/(A_p+A_c+A+d)$$

where, 'd' represents the area of the dummy fine line patterns, 'A_p' represents an area of the main pad patterns, 'A_c' represents an area of the connection pad patterns and 'A' represents the area of the main fine line patterns.

SEMICONDUCTOR DEVICE CAPABLE OF PREVENTING CORROSION OF METAL
WIRES FROM CMP (CHEMICAL MECHANICAL POLISHING) PROCESS

Field of the Invention

5

The present invention relates to a semiconductor device capable of preventing a corrosion of metal wires and, more particularly, to a semiconductor device capable of preventing a corrosion of metal wires from a chemical mechanical polishing (CMP) process.

10

Description of the Prior Art

Generally, wires of a semiconductor device have been formed by using a reactive ion etching (RIE) process. However, as the width of the wires becomes narrower, it is difficult to apply the RIE process to form wires so a damascene technology is introduced. In the damascene technology, a chemical polishing (CMP) process is necessary for an isolation of the wires.

15

20

Accordingly, the CMP process for the Al or Cu wires is required. Al and Cu have lower hardness than tungsten (W), and also have a very high chemical activity, making the Al and Cu wires very susceptible to corrosion. Since the corrosion of the metal wires is fatal to the reliability of the semiconductor device, such corrosion has to be prevented.

25

The CMP process is a key process in forming wires when applying the damascene technology. Since the Al or Cu wire is

the electrically and chemically active metal, after the CMP process, a NH_4OH or HF solution, which is used at the conventional post cleaning process, cannot be used at a post cleaning process so that, if an appropriate chemical cleaner
5 capable of being used at the post cleaning process is not developed, the post cleaning process is performed by using deionized (DI) water.

When the DI water is used as a post-process cleaner, a fine line, which is connected to a large pad, is more heavily
10 corroded than an adjacent wide line. Since the corrosion is observed at a wafer cleaning process after the CMP process, another cleaning solution has to be used instead of the DI water. Recently, the wires are formed with copper and a low k insulating layer so that a research of the aluminum damascene
15 process is weaker than the copper process. Accordingly, researches of CMP slurry and the post process cleaner are insufficiently developed.

The basic method for suppressing corrosion is to change a position, in which an oxidation reaction occurs. Namely, it is
20 to use a material, which is electrically and chemically much more active than a material used as the wire, as a sacrificial anode. However, this requires a complicated process in which the sacrificial anode has to be formed at the same pattern with main wires. Also, it is not easy to select metals which are much more
25 active material than aluminum or copper, which is usually used to form the wire.

Summary of the Invention

It is, therefore, an object of the present invention to
5 provide a semiconductor device capable of preventing corrosion
of metal wire patterns formed with aluminum or copper from the
chemical-mechanical polishing (CMP) process.

In accordance with an aspect of the present invention,
there is provided a semiconductor device comprising a plurality
10 of metal wire patterns, each of which includes fine line
patterns and pad patterns, wherein an area ratio of the fine
line pattern to the entire wire patterns is above 1%.

In accordance with another aspect of the present invention,
there is provided a semiconductor device comprising a plurality
15 of metal wire patterns, each of which includes main fine line
patterns, main pad patterns and dummy fine line patterns,
wherein an area ratio of the dummy fine line patterns, which are
connected to the pad patterns, to the entire wire patterns is
below 1% and lower than that of the main fine line patterns.

Brief Description of the Drawings

The above and other objects and features of the instant
invention will become apparent from the following description of
25 preferred embodiments taken in conjunction with the accompanying
drawings, in which:

Fig. 1 is a schematic diagram showing a formation of metal wire patterns in accordance with a first embodiment of the present invention;

Fig. 2 is a schematic diagram showing a formation of metal wire patterns inserting dummy lines in accordance with a second embodiment of the present invention;

Fig. 3 is a schematic diagram showing a formation of metal wire patterns inserting dummy lines and large dummy pads in accordance with a third embodiment of the present invention; and

Fig. 4 is a schematic diagram showing a formation of metal wire patterns inserting dummy lines and large dummy pad pool in accordance with a fourth embodiment of the present invention.

Detailed Description of the Preferred Embodiments

Hereinafter, a method for preventing a corrosion of metal wire patterns formed with an aluminum or copper wire from the chemical-mechanical polishing (CMP) process will be described in detail referring to the accompanying drawings.

In order to basically prevent the corrosion of the metal wires formed with an Al or Cu wire according to the present invention, a dummy pattern, where corrosion can occur instead of a main wire pattern, is additionally inserted to a basic wire pattern. When a fine line pattern of sub-micron size is connected to a large pad pattern, the fine line pattern is easily corroded. This corrosion is a dependence of patterns

because the large pad pattern and the fine line pattern are formed with the same material. Particularly, when an area ratio of the fine line pattern to the overall wire patterns including the fine line pattern and the large pad pattern is low, the corrosion easily occurs so that, as a dummy fine line pattern, when an area ratio of the dummy fine line pattern to the entire wire patterns including a fine line pattern, a large pad pattern and the dummy fine line pattern, is larger than an area ratio of the narrow main line to the entire wires, is formed, the corrosion of the fine line pattern can be prevented.

Two method embodiments for preventing the wire corrosion will be described according to the present invention.

A first method is to differently form a pattern from the prior pattern. Namely, it is to change an area ratio of the fine line pattern to the entire wire patterns.

Fig. 1 is a schematic diagram showing the formation of metal wire patterns including a main fine line pattern 120, which has to be protected from corrosion, connected to large pad patterns 100 in accordance with a first embodiment of the present invention. After the CMP process of the wire patterns, the corrosion of the main fine line pattern 120 is caused when the main fine line pattern 120, when a width of the main fine line pattern is below 1 μm , is connected to the large pad patterns 100. When an area ratio of the main fine line pattern 120 to the entire wire patterns including the large pad patterns 100, connection pad pattern 110 and the main fine line pattern

120 is approximately above 1%, the corrosion can be prevented. A formula for preventing the corrosion is as follows:

$$(A/(A_p+A_c+A)) \times 100 > 1\%$$

where, 'A' represents an area of the main fine line pattern 120, 'A_p' represents a gross area of the large pad patterns 100 and 'A_c' represents a gross area of the connection pad patterns 110.

A second method for preventing the corrosion of the main fine line pattern is to additionally insert a dummy fine line pattern to the basic wire patterns.

Fig. 2 is a schematic diagram showing a formation of metal wire patterns using dummy fine line patterns 220 connected to the large pad patterns 200 for preventing a corrosion of the main fine line pattern 230 in accordance with a second embodiment of the present invention.

Referring to Fig. 2, the dummy fine line patterns 220 are connected to the large pad patterns 200 and formed parallel with the main fine line pattern 230, which is desired to prevent the corrosion. When an area ratio of the dummy fine line patterns 220 to the entire wire patterns is much lower than an area ratio of the main fine line pattern 230 to the entire wire patterns and is below 1%, the corrosion of the main fine line pattern 230 can be prevented. A formula for preventing the corrosion according to this second embodiment is as follows:

$$(d/(A_p+A_c+A+d) \times 100) < 1\% \text{ and,}$$

$$d/(A_p+A_c+A+d) < A/(A_p+A_c+A+d)$$

where, 'd' represents a gross area of the dummy fine line patterns 220, 'Ap' represents a gross area of the large pad patterns 200, 'Ac' represents a gross area of the connection pad patterns 210 and 'A' represents an area of the main fine line pattern 230. Also, the dummy fine line patterns 220 do not make any electric circuit.

Fig. 3 is a schematic diagram showing a formation of metal wire patterns using dummy fine line patterns 340 connected to large dummy pad patterns 330 for preventing the corrosion of a main fine line pattern 320 in accordance with a third embodiment of the present invention of the present invention. The large dummy pad patterns 330 and the dummy fine line patterns 340 do not make any electric circuit.

A formula for preventing the corrosion of the main fine line pattern 320 is as follows:

$$(d/(D+d)) \times 100 < 1\% \text{ and,}$$

$$(d/(D+d)) < A/(Ap+Ac+A)$$

where, 'd' represents a gross area of the dummy fine line patterns 340 and 'D' represents an gross area of the large dummy pad patterns 330. Also, 'A' represents an area of the main fine line pattern 320, 'Ap' represents a gross area of the large pad patterns 300 and 'Ac' represents a gross area of connection pad patterns 310. At this time, the large dummy pad patterns 330 and the dummy fine line patterns 340 are electrically disconnected from the main wire patterns.

Fig. 4 is a schematic diagram showing a formation of metal wire patterns using a dummy pad pool 440 and dummy fine line patterns 430A and 430B to be used in several modules for the same purpose of preventing corrosion of the main fine line patterns 420A and 420B in accordance with a fourth embodiment of the present invention.

Referring to Fig. 4, in order to prevent the corrosion of the main fine line pattern 420A in an 'X' part, a formula for area ratios is as follows:

$$(d1/(D+d1+d2) \times 100) < 1\% \text{ and,}$$
$$(d1/(D+d1+d2) < A1/(A1p+A1c+A1)$$


where, 'd1' represents a gross area of the dummy line patterns 430A, 'd2' represents a gross area of the dummy line patterns 430B, 'D' represents an area of the dummy pad pool 440. Also, 'A1' represents an area of the main fine line pattern 420A, 'A1p' represents a gross area of the large pad pattern 400A and 'A1c' represents a gross area of connection pad patterns 410A.

Also, in order to prevent the corrosion of the main fine line pattern 420B in a 'Y' part, a formula for area ratios in as follows:

$$(d2/(D+d1+d2) \times 100 < 1\% \text{ and,}$$
$$(d2/(D+d1+d2) < A2/(A2p+A2c+A2)$$

where, 'd2' represents a gross area of the dummy line patterns 430B, 'd1' represents a gross area of the dummy line patterns 430A, 'D' represents an area of the dummy pad pool 440.

FIG. 1



10015757 "121701

FIG. 2





FIG. 3



10045757.121701

FIG. 4




FIG. 4

Abstract of the Disclosure

5 A semiconductor device comprising a plurality of metal wire patterns, each of which includes main fine line patterns, main pad patterns and dummy fine line patterns, wherein an area ratio of the dummy fine line patterns, which are connected to the main pad patterns, to the entire wire patterns is less than 1% and lower than a ratio of the main fine line patterns to the entire wire patterns.

10045757.121701